Welcome to Phoenix Chip Design

  • Home
  • About Us
  • Front End Design
  • IC Mask Design
  • Analog IP
  • EDA Tools
  • Affiliations
  • Contact Us

IC Mask Design

 

Layout and Mask Design Services

We perform IC Mask Design / Layout services. All of our layout staff are highly skilled with at least ten years industry experience. Our skills and services:
  • Phoenix Chip works as Layout / Mask Design extension of your company
  • Contact Us to learn how we can work for you or with your engineering team
  • Close collaboration with your company accomplished by online layout reviews, online meetings, assistance with IP integration
  • Variety of IC process nodes including 7nm FinFET, 28nm, 40nm, 45nm, 65nm, 90nm, 180nm, 0.35um, 0.50nm
  • Range of process technology such as Bipolar, CMOS, DMOS, BiCMOS, BCD, SOI, GaAs
  • Experience with fabs such as IBM, XFAB, CSMC, TSMC, UMC, ON-Semiconductor
  • DFM techniques such as using extra vias for metal transitions and allowing more space for metal conductors to improve yield
  • We provide high quality layouts with excellent area utilization and good power routing
  • Expert in Analog Layout techniques such as common centroid matching, dummy devices, guard rings, etc.
  • We deliver GDSII or Open Access (OA) design database with CDL and verification reports
  • We are aware of Electromigration, Latch Up, ESD, crosstalk, shielding issues
  • Layout Verification and Extraction (DRC, LVS, Antenna Check, Layout Parasitic Extraction)

Our Light Sensor Layout 3D View

 

Sample Phoenix Chip Layout

 

Copyright © Phoenix Chip Design Services